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SOMMARIO 
Questo lavoro di tesi è il risultato della fruttuosa collaborazione tra l’azienda 
multinazionale ST-Ericsson e il Dipartimento di Ingegneria dell’Informazione 
dell’Università di Pisa. ST-Ericsson è una delle aziende ”leader” nei mercati dei 
“modem“ e dei processori in banda base. Il gruppo di “mixed signal design“ 
nell’area di Zurigo (Svizzera) unitamente al gruppo basato a Bangalore (India) 
hanno, tra gli altri obbiettivi, la continua ricerca di soluzioni per migliorare 
l’efficienza ed il costo dei sotto-sistemi audio. Questa è stata quindi la base di 
lavoro per l’inizio di una collaborazione con l’accademia su tali temi. 
Lo studio è iniziato con una valutazione dello stato dell’arte dei “computer aided 
design tool” (CAD tool) per gli studi architetturali e per la validazione dei progetti 
dei convertitori delta-sigma sia in banda audio sia per applicazioni a larga 
ampiezza di banda, riscontrando una mancanza di flessibilità nell’area dei flussi 
per la scelta di architetture orientate al progetto. Sulla base di tali evidenze è stato 
sviluppato un nuovo “software” implementato in LabVIEW e finalizzato a guidare la 
scelta dei parametri di progetto di un convertitore analogico-digitale (ADC) delta-
sigma. Tale “CAD tool” considera la minimizzazione dell’area di silicio già nella 
scelta dell’architettura lasciando al progettista la possibilità di implementare dei 
requisiti addizionali per la minimizzazione dell’area piuttosto che scegliere i 
parametri di progetto (coefficienti della risposta in frequenza) con il solo fine di 
ottenere le prestazioni desiderate. 
L’architettura della catena di “uplink” del processore in banda base è stata inoltre 
riprogettata e la funzionalità di alcuni blocchi è stata implementata nel ADC. Il 
controllo del guadagno, tradizionalmente effettuato da un amplificatore a guadagno 
variabile o “programmable gain amplifier” (PGA) attivato in corrispondenza degli 
attraversamenti dello zero rilevati da un “zero crossing detector” (ZCD), è stato 
inserito nell’anello di reazione del ADC attraverso un banco di condensatori 
selezionabili tramite controllo digitale. Gli effetti della commutazione del guadagno 
sul “dithering” e sulla traslazione del “idle-tone” sono state esaminati e sono state 
proposte delle soluzioni. Questo ha aperto alla possibilità di migliorare la qualità 
delle transizioni di guadagno attraverso un controllo a modulazione di larghezza 
dell’impulso o “Pulse Width Modulation” (PWM) che consente una variazione del 
guadagno e di conseguenza del segnale audio, molto più graduale rispetto a 
quanto avviene nelle soluzioni attualmente disponibili sul mercato.  
Infine un ADC in banda audio con area pari a 0.073 mm2  e consumo di corrente 
pari a 950 µA da una tensione di alimentazione di 2.3 V, è stato realizzato in 
tecnologia CMOS 40nm. Il progetto è stato validato tramite la caratterizzazione 
sperimentale sia su un microchip di silicio a se’ stante contenente il solo ADC, sia 
sulla catena audio del processore in banda base G4860 che sta per essere 
adottato da Samsung per una prossima generazione di telefoni cellulari.  
Tra i principali obiettivi innovativi raggiunti si hanno: 
(i) Riduzione del 15% dell’area occupata dai condensatori commutati rispetto alle 
soluzioni di ADC riportati in letteratura con simili prestazioni, (ii) riduzione del 25% 
in area e del 30% in corrente nella catena di “uplink” audio sviluppata per un 
progetto GSM commerciale per mezzo dell’eliminazione sia del PGA che dello 
ZCD nel “front-end” audio, (iii) maggiore gradualità nel  cambiamento del guadagno 
rispetto i dispositivi esistenti grazie ad una tecnica di controllo originale che è stata 
proposta per l’ottenimento di un brevetto da parte di ST-Ericsson. 
 ABSTRACT 
This work is the result of a fruitful collaboration started in 2009, between ST-
Ericsson and the Department of Information Engineering of the University of Pisa 
(namely, Dipartimento di Ingegneria dell’Informazione, Universita’ di Pisa).  
ST-Ericsson is a multi-national enterprise leader of the mobile telephony modem 
and baseband processors markets. The mixed signal design group based in the 
Zürich (Switzerland) together with the group based in Bangalore (India) among 
other targets has been looking at solutions for improving the efficiency ad costs of 
the audio subsystem. This has been the baseline to establish the collaboration in 
the topic with the academia. 
The activity has started with an evaluation of the state-of-the-art tools for 
architectural studies and design validation of delta-sigma converters both for audio 
and large bandwidth applications. The evaluations of the state of the art have 
shown a lack of flexibility in the area of the design flow oriented to architectural 
choice. Based on this evidence, a new software has been implemented in 
LabVIEW in order to assist the choice of the design parameters of delta-sigma 
analog to digital converter (ADC). This tool considers also the minimization of 
silicon area in the choice of the architecture, letting to the designer the possibility to 
carry out additional area minimization constraints rather than only using the 
performance criteria for defining the coefficients of the frequency response. 
Additionally, the architecture of the audio “uplink” path of the baseband subsystem 
has been reconsidered and the functionality of some building block has been 
embedded in the ADC. The gain control, traditionally performed by a 
programmable gain amplifier (PGA) activated in correspondence with the zero 
crossing detected by means of a zero-crossing detector (ZCD), has been inserted 
in the feedback loop of the delta sigma structure allowing the gain selection by 
means of a digitally controlled selection of capacitors. The implication of the gain 
switching in the ADC on the dithering and offset insertion has been analyzed and 
solutions have been proposed. 
This has opened the possibility to improve the quality of the gain transition by mean 
of a Pulse Width Modulation (PWM) control of the gain change with the aim of 
obtaining a much smoother audio signal amplitude change compared to the state-
of-the-art solutions available on the market. 
Finally, an audio ADC featuring 0.073 mm2 silicon area, 950 µA current 
consumption from a 2.3 V power supply, has been fabricated in 40nm CMOS 
technology. The results obtained during the design phase have been validated by 
means of experimental characterization on test-chips, both on a standalone ADC 
microchips and the entire audio path of the G4860 baseband which is going to be 
adopted by Samsung for the next-generation cellular phones, proofing the 
concepts proposed and developed during this doctoral studies. The main 
achievements can be summarized as follows:  
(i) 15% reduction of the switching capacitor area compared to existent audio ADC 
featuring similar performance, (ii) 25% reduction of in current and 30% of area in 
the uplink path developed for commercial GSM projects by eliminating the PGA 
and ZCD of the audio front-end, (iii) smoother gain transition with respect to the 
state-of-the-art devices by means of an original control technique which has been 
submitted for patent granting by ST-Ericsson.  
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INTRODUCTION 
 
An overview of existing tools, design methodologies and validation environments 
for sigma delta analogue to digital converters (ADCs) leads to consider having on 
the same tool for the modelling, verification, and validation phases of the design 
process. 
The widely used Schreier’s Matlab toolbox is an excellent tool which supports noise 
transfer function synthesis, SNR estimation modulator simulation (from an NTF or a 
structure), dynamic range scaling.  
LabVIEW™ from National Instruments is the “de facto” industrial standard software 
support for complex automatized measurement setup which has been evolving 
from the first version in 1986 to the latest 2011 version from an interfacing to 
laboratory instrument tool towards an highly developed numerical analysis software 
which integrates dataflow programming, graphical programming, graphical system 
design and of course the native virtual instrumentation support. 
Porting some of the functionalities of the Schreier toolbox into a LabView based 
environment will result in an integration of architectural and validation software in 
one tool as well as in a flexible environment which allow the designer to introduce 
its optimization criteria by changing the toolbox routines “on the fly”. This 
integration is missing at the state of the art and has inspired this work. 
The audio interface path in the mobile telephony is a consolidated playground. The 
fundamental structure of the audio uplink path even in the latest published work [1] 
consists of a chain of microphone interface, programmable gain amplifier and ADC. 
This work reconsiders this structure and proposes a breakthrough in it by 
embedding the gain control in the ADC. The techniques of dithering and idle-tone 
shifting, adopted to cope with the nonlinearities of the analogue to digital 
conversion, will still be allowed after adaptation for all the gain settings. All the 
studies and validation have been carried out by mean of a tool developed on 
purpose based on the above considerations. 
This work has generated a number of conferences papers, patents applications 
and has been submitted for scientific reviews, the detail of the publishing activity 
are reported in a dedicated section of the bibliography (original papers). 
 
 
 
 
 
 
 
 
 
 
 
1. A FLOW  TO SUPPORT THE CHOICE OF AN ARCHITECTURE 
FOR A DELTA-SIGMA ADC     
1.1 Introduction 
Achieving the required resolution and quality of an analogue to digital conversion is 
first of all a matter of choosing the most appropriate architecture, refining the 
choice by testing the results and using more and more detailed models and well 
perceived application boundary conditions. Even if a solid literature and 
comparative trend analysis exist [2], studies have to be continuously reviewed and 
updated as the technological progresses enable previously abandoned choices. 
This chapter will focus on delta-sigma architectures defining a flow based on a few 
initial parameters on a high abstraction level, implementation of this flow in a 
LabVIEWTM front panel and checking and refining the models using a flexible test-
bench environment 
Section 2 will introduce the proposed design and benchmarking tool. In Section 3 
the implementation of the noise shaping and frequency responses is presented. In 
Section 4 stability checks are described. Section 5 explains  the Input Setup panel. 
Finally in Section 6 some examples will be studied. 
1.2 LabVIEWTM based design and benchmarking tool  
Systematic approaches to delta-sigma design are well documented in literature 
[4],[5],[6].The one presented here adopts LabVIEW™ [7], which offers the 
possibility to integrate all the above mentioned  phases into one panel, a  huge  
amount of built in functionality for system evaluation, and the native integration in 
Lab environments. To demonstrate the benefits of a tool, which implements high 
level abstraction programming techniques and native data acquisition capability, a 
description of the software architecture will be provided in the next section. 
1.3.1 Software concept 
The ADCLab tool is an implementation of the so called “producer-consumer” loop 
technique [8], which allows managing data collection and analysis in parallel loops 
and fits well with the use model of lab data acquisition and their simultaneous 
analysis. 
Three loops have been designed following the sequence “Record-Play-Display”.  
“Record” implements the parameter setup phase allowing the user to enter the 
typical test conditions and eventually prepare the data acquisition phase, “Play” 
runs the model simulation (or acquires the data) and analyze the data, “display”   
opens the display dialog box and provides  the various graphs and numerical 
results. 
In these architectures queues are used to communicate between the loops and 
synchronize their execution. Figure 1.1 gives an abstract view of the queuing 
mechanism.  
The “ADCLab Consumer Control” queue gets initialized at the run, then starts 
queuing data (responding to user commands)  into the panel setup and 
communicates with the consume section of the second loop. The second loop 
plays the simulation and at the same time acts as producer of the output data to be 
delivered to the display loop. The communication between the second and third 
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loop is implemented by the “ADCLab User Interface Command” queue in a similar 
manner as the previously described one. Finally both queues are released 
responding to the “exit” command given by the user. 
 
 
 
 
LabVIEW programs and subroutines are called for historical reasons (even when 
not interfacing directly to any instrument) virtual instruments (VIs). The Figure 1.2 
depicts the structure of the three loops in more detail highlighting for each loop the 
main “.vi”  files used.   
The “Record” loop is driven by the “ADCLab_Record Dialog Box.vi”, the “Play” loop 
by the “ADCLab_Play.vi”  and the “Display” loop by the “ADCLab_Display Dialog 
Box.vi” . 
 
 
  
 
 
Figure 1.1: Abstract of the queuing mechanism used for the communication 
and synchronization of the loops 
 Additionally to the main ADCLab project tool, a panel has been developed to guide 
through the architectural choice consisting of 4 main sections. 
A “setup and simulation” phase allows inputting the main characteristics wanted for 
the ADCs and for the stimuli tone(s), like the sampling frequency, the bandwidth, 
and the number of output bits in the case of multi-bits structures. A tab named 
“Noise Shaping Design” brings the user through the choice of the noise filter (and 
as consequence, of the Loop filter too) characteristics like topology (e.g. 
Butterworth, Cheybischev, etc.) and the bandwidth of the filter. From the noise 
shaping parameters the characteristics for the open loop and closed loop filters, 
are determined, the stability is analyzed, and the coefficients of an IIR 
implementation are calculated in the Frequency Responses tab.  
 
 
Figure 1.2: The three loops implementing the producer-consumer architecture 
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1.3 Shaping of Transfer function  
1.3.1 Noise shaping 
Through the “Noise shaping” panel the quantization noise projection over the 
bandwidth of interest will be setup. We assume the model reported in Figure 1.3 
and the input/output definition highlighted at Figure 1.4. The noise shaping (NS) - 
loop filter (H) relation expressed by: 
Hk ∗+
=
1
1NS   (1.1) 
 
 
 
Considering a discrete time implementation, the panel will include a number of 
topologies for the filter, including Butterworth and Inverse Cheybischev ones. The 
following example shows the Butterworth case for a 3rd order loop filter featuring a 
6 MHz sampling frequency and a maximum input bandwidth at 24 kHz. 
The implementation of the noise filter is modeled as an Infinite Impulse Response 
(IIR) cascade filter, with each stage modeled as 2nd or 4th order IIR filter (see 
Figure 1.5). 
 
 
 
 
Figure 1.5: Noise shaping  in a cascade IIR form 
 
 
 
Figure 1.4: input and output for calculation  of the quantization noise transfer 
function  
 
 
Figure 1.3: Block diagram of the modulator 
 
In terms of transfer function the resulting NS(z) can be written as a product of 
smaller order stages, which is referred in the tool as “cascade form” or in a more 
classical “direct form”. In both cases “a” coefficients will be referred as “reverse 
coefficients” while the “b” coefficients will be indicated as “forward” coefficients. 
Below the general equation for a cascade form (series  of second order stages): 
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 and the general equation of direct form  
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An important consideration applies to this function. The causality of the systems 
implies a delay of at least one element [9]. This means that the denominator order 
of H must be higher than the numerator order. In other terms given from (1.1):  
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The numerator of 1-NS(z) must be at least one order less than numerator of NS(z). 
To comply with this condition coefficient b0 in (1.3) must be 1 so that H(z) is 
represented by: 
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if b0=1 the numerator order of H(z)  will be reduced by one with respect to the  
denominator. By comparing (1.2) and (1.3), it could be sufficient to add to the first 
stage of the Noise shaping cascade IIR filter a gain of 1/b0. This operation will be 
referred as weighting in the document and in the LabVIEW™ panel.   
In the proposed example and assuming a corner frequency of 240 kHz (placed one 
decade over the desired signal conversion bandwidth), the coefficients in Figure 
1.6 have been obtained. From top to bottom in the picture the coefficients 
represent respectively the equation (1.2) before and after weighting and the 
equation (1.3) after weighting. In particular it can be noticed that forward coefficient 
b0 (in the direct form) is now 1 as expected. At the bottom the possibility to input 
coefficients manually is given, to allow an easy comparison with coefficients from 
previous designs, obtained with other tools, or for a custom tuning of the noise 
shaping transfer function.  
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1.3.2 Open and Closed Loop Frequency responses 
The OLF (Open Loop Frequency response) and CLF (Closed Loop Frequency 
response)  are then plotted in the next panel (Figure 1.7). Through this panel the , 
where DC gain, poles and zeros of the open loop and closed loop transfer 
functions can be checked. 
 
 
 
Figure 1.7: Open loop and closed loop plots and coefficients 
 
 
Figure 1.6: Noise shaping panel 
1.4 Stability checks  
To prove that the set of coefficients determined will result in a stable closed loop 
system the “stability check” panel tab has been implemented, which plots the root 
locus function and finds the minimum value of the feedback gain K (see Figure 
1.3). The stability panel (Figure 1.8) shows that for K>0.04 the closed loop poles 
fall inside the unit circle. 
 
1.5 Setup and simulation panel  
To build a testbench setup, the sampling frequency and the testing signal 
frequencies have to be fixed first. The number of samples should be a power of 2 
and the number of cycles in the DFT window must be an integer. If for fs=”sampling 
frequency” and fin=”input frequency“, N=”number of samples” and Np=”Number of 
periods” in the fft the following conditions are respected: 
N=”power of 2”,  
Np=”prime integer number”,  
fs/fin=”N/Np”,  
the DFT is coherent. This guarantees, together with the application of a windowing 
function (the tool let the choice between a number of different weighting functions) 
minimum leakage in the power output spectrum. 
Up to now the real circuit implementation did not play a role in the analysis. 
Summarizing, the parameters of the noise shaping function have been chosen, the 
open loop and closed loop coefficients have been derived, stability has been 
checked and the results are now being verified through a test-bench setup as 
shown in Figure 1.9.  
 
Figure 1.8: Root locus 
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To effectively test our set of coefficients an idea of the circuit noise we are 
expecting in our implementation is needed. Normally the expected resolution of the 
converter is given as a specification item in terms of number of “resolution bits” of 
an equivalent Nyquist converter. The problem can be easily reversed. 
We may use the well known relationship between SNR (signal to noise ratio) and 
resolution bits (N): 
 
SNR [dB] = 6.02N + 1.76   (1.6) 
 
The noise in the SNR is the sum of the quantization noise generated by the 
sampling activity of the modulator and the circuit noise introduced by the electronic 
components. Targeting for instance an area optimized architecture the quantization 
noise in band should be negligible with respect to circuit noise. Hence as a starting 
point we can assume, that for the specified N for a reference full scale of 1 V (1VFS) 
and for a sampling frequency fs the rms noise voltage in the specified bandwidth 
(BW) is: 
 
BW
fs
V
Vn dBSNR
FS
rms
•
•=
−
2
10
1
20
][
 (1.7) 
 
this is referred as: “circuit noise (Vrms)” in Figure 1.9. The tool will only require as 
an input the desired resolution in bits in the “Equivalent resolution Spec (bits)” field 
(13 bits in the example aiming to achieve an 80 dB SNR). A 1.115e-3 Vrms input 
referred noise will be added to the test signal to account for the maximum tolerable 
circuit noise hence emulating a worst case test bench setting. If the chosen  set of 
coefficients will still show a 80 dB (or, like in the example, 60 dB with -20dB input 
 
 
Figure 1.9: Testbench setup and display results 
amplitude) the next phase will be the mapping of the coefficients to one of the 
available architectures (feed forward or feed backward in the audio converter case 
[10] and/or  multi-bit architectures in the case of large bandwidth [11] otherwise 
other options can be tried out, like changing the noise shaping filter transfer 
function by increasing the filter corner frequency or increase the order of the filter.  
1.6 Application examples  
1.6.1 Audio ADC 
As an example we design  a sigma-delta ADC with a resolution of 16ENOB at a 
sampling frequency (fs) of 10 MHz and a conversion bandwidth (BW) of up to 20 
kHz. 
The first step consist of finding the minimum order for the ADC loop filter required 
to achieve the spec as a function of the OSR (over sampling ratio). 
The theoretical minimum order required can be found in literature. The signal-to-
noise ratio (SNR) vs. oversampling ratio (OSR) of a single-bit sigma-delta 
modulator is shown in Figure 1.10. 
 
In the case of our example OSR = (fs/2*BW) = 250 and 16 bit corresponds to 98 
dB dynamic range. From the graph the minimum required order for a single bit 
converter would be between 2 and 3 as highlighted in Figure 1.11.  
 
 
 
Figure 1.11: Back-annotated for OSR=250 SNR=98 
 
Figure 1.10: Maximum SNR achievable by modulators of order n with coincident 
zeros, as a function of oversampling ratio [10] 
11 
 
In the tool we might input 16 bit in the equivalent resolution spec field at the 
“Setup” panel, then use the “filter coefficient” model to find the loop filter coefficient. 
In the noise shaping panel we might start with an order of 2 and a Butterworth high 
pass filter shape setting the corner frequency (fc) of the filter at 2 decades above 
the required signal bandwidth. This would mean 2 MHz in our example. 
By running the noise shaping panel and then the frequency response panel we get 
the coefficients and by returning to the setup panel we might find out, if the 
required SNR has been achieved and also by means of the stability panel, if the 
conditions for stability are fulfilled. If stability is not reached one could decrease the 
corner frequency of the filter,  if SNR is too low we have to increase the order of the 
filter.   
As a guideline we might define the flow as described in Figure 1.12, where it has 
also been considered that when the SNR obtained by the simulation is slightly 
higher with respect to the spec one solution could also be the reduction of the input 
noise in the input test signal which moves the effort in try to reduce the circuit 
noise. This noise is in fact the maximum input noise the architecture will tolerate to 
be within the spec and it is good practise to have it of the same order of the 
maximum tolerable quantization noise. This will allow a good tradeoff between area 
and performance. In case the result of the model is close to the spec, the increase 
of the order might anyhow result in a much higher area penalty in design than 
limiting the circuit noise by increasing the size of the circuit parameters (capacitor 
area,currents..etc) . For this reason the flow considers the case “SNR achieved = 
NEAR” in Figure 1.12 as a special one. 
In chapter 2 the refinement of the coefficients will be treated in the  particular 
example of the audio ADC design. 
 
  
1.6.2 Large bandwidth ADC 
Example for a design of a sigma-delta ADC with 13 ENOB resolution at a sampling 
frequency of 640 MHz and a conversion bandwidth of up to 10 MHz. 
Referring to Figure 1.10 we will notice, that in this case the required resolution will 
not be feasible with a low order architecture, and we must also consider that for 
systems with orders higher than 6 it is practically impossible to get a stable delta-
sigma closed loop. 
 
 
 
 
Figure 1.13: back-annotated Figure 1.10 for OSR=32 SNR=32 
 
 
Figure 1.12: Architecture choice flow 
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To cope with this problem a dedicated panel has been developed in the tool which 
implements a Multi-stAge noise SHaping (MASH) ADC architecture. 
By implementing the diagram of Figure 1.14 one can take advantage of several 
architectural solutions (cancellation of quantization noise via its re-sampling in a 
parallel loop, usage of flash N bits ADC) at the cost of increased complexity. 
 
 
Each bit of depth of the FLASH ADC corresponds to circa 6 dB of saving in the 
required resolution of the delta-sigma loop. For instance in the case of our example 
by using a FLASH ADC with 3 bits output we can lower the required maximum 
SNR of the loop filter up to 80-(3*6)=62 dB, hence ending up (referring to the blue 
line on Figure 1.13), in a solution which is feasible by using a 3rd or 4th order loop 
filter. Considering the parallel loops in Figure 1.14 it might be convenient to design 
two identical 2nd order loop filters and  re-use  them to build a 4th order system. It 
must be noticed that the loop in the dashed rectangle in Figure 1.14 is different 
from the one adopted for the audio bandwidth case because it contains the feed 
forward of the input to the adder, which allows to get the quantization noise of the 
first loop as an additional output to be re-sampled in the second loop. This transfer 
function is also implemented in the tool and will be activated by switching from the 
“Audio Setup” to the “HBW Setup” tab in Figure 1.9.  
The rest of the flow to tune the loop filter coefficients will be identical to the one 
described by Figure 1.12. 
 
   
 
 
 
Figure 1.14: MASH loop for large bandwidth delta sigma ADC 
2. ARCHITECTURES MAPPING INTO DESIGN    
2.1 Introduction 
Once the coefficients of the filters and of the integrators are found they still need to 
be mapped into the design. This chapter will analyze our  examples for audio and 
for wide bandwidth applications and will report the result of the model simulations. 
2.2 Architecture mapping  
Two main classes of architecture are widely adopted for  delta-sigma loops. The 
distinction is based on the control loop feedback being derived as a weighted  sum 
of the integrator outputs (feed forward architecture) or as  the main output fed back 
to each integrator input (feed back architecture). 
Both choices are suitable to implement the coefficients derived in chapter 1 and the 
labVIEW tool implemented does not assume a particular structure when finding the 
loop filter coefficients.  
 
2.2.1 Audio bandwidth ADC example  
The equation (1.5) together with the causality condition b0 = 1 (see Section 1.3.1)  
will be mapped hereby to an architecture with feed forward coefficients for a 3rd 
order loop depicted in Figure 2.1 
 
 
 
 
In the tool, mapping the coefficients in the feed forward case consists of writing 
down the equations for the forward coefficients of the open loop transfer function 
and comparing the result to the numerator of the general transfer function obtained 
for the 6th order case (maximum order implemented in the tool). The numerator of 
Eq.(1.5) will be represented by : 
6654321554321
2
44321
3
3321
4
221
5
11
)1()1(
)1()1()1(
fkkkkkkzfkkkkkzfkkkk
zfkkkzfkkzfk
+−+−+
−+−+−
 
(2.1) 
An example for the 3rd order case when the numerator of the OL (open loop) 
transfer function will be the following: 
3321221
2
11 )1()1( fkkkzfkkzfk +−+−  (2.2) 
 
 
Figure 2.1: Third order feed forward model implemented in the tool 
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Considering that k1 multiplies the entire numerator expression, we may take it as a 
gain factor and naming c1, c2 and c3 respectively the 2nd , 1st  and 0 order 
coefficient of the Eq.  (2.2), the following set of equations will be extracted: 
11 cf =  (2.3) 
2122 2 cffk =−  (2.4) 
3122332 cffkfkk =+−  (2.5) 
The three equations are featuring five variables so that two more constraints are 
needed. The first constraint could come from the implementation of the feed 
forward coefficient. We need then a deeper look at a possible implementation of 
the adder in Figure 2.1. A typical implementation in a switched capacitor form is 
represented in Figure 2.2, where ph1 and ph2 represent two opposite clock phases 
 
for ph2=H and ph1=L  (first capacitor is shorted) the sum of the total charge at the 
three capacitors can be written as : 
2233321 0 VCVCQQQ −−=++  (2.6) 
for ph2=L and ph1=H (C2 and C3 in parallel with one terminal to the virtual ground, 
C1 is charging):  
sumsumsum VCVCVVCQQQ 3211321 )( −−−=++  (2.7) 
Considering that the charge must be preserved in the process we get : 
sumsumsum VCVCVVCVCVC 32112233 )( −−−=−−  (2.8) 
and : 
321
332211
CCC
VCVCVCVsum
++
++
=
 (2.9) 
As the adder is formed by a ratio of passive components (fx= Cx/(C1+C2+C3)) the 
sum of the three coefficients will result in being equal to 1. Because the comparator 
after the adder is sensitive only to the sign of the sum, coefficients f3, f2, f1 can be 
 
Figure 2.2: Adder in a switched capacitor implementation 
scaled down, ) even if, due to other constraints, some of the coefficients are 
greater than 1 the sign of the sum will not be affected by a multiplication factor. 
Based on these considerations the 4th constraint can be expressed as:  
 0 < 11,, 123321 =++< ffffff U   (2.10) 
Assuming a switched capacitor implementation of the integrators like the one in  
Figure 2.3 
 
 
 
and  fs = sampling clock frequency, the integrator coefficients (kx in the set of 
equations) will be Cs/Cfb. Sampling and integrating caps (Cs, Cfb)  cover a 
considerable part of the integrators area. As Cfb mainly depends on the sampling 
frequency, the size of the circuit can be reduced by minimizing Cs. The lower limit 
for Cs minimization is set by noise requirements as discussed in [3]. 
Cs values are directly proportional to Kx as described in Figure 1.3 so minimizing 
the sum K2 + K3 will minimize the circuit area of  the capacitors. 
From equations (2.3), (2.4), (2.5), (2.10) it is easy to verify that K2 and K3 depend 
only on f2 , if c1, c2, and c3 are known. 
1222 2ccfk +=  (2.11) 
31221232 )1( ccfkcfkk =+−−−  (2.12) 
This translates into a further constraint: 
)()(min( 23222 fKfKf +→ ) (2.13) 
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or in the time step ∆t=1/fs ,  kx= Cs/Cfb 
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Figure 1.3: simple switched cap integrator and its transfer function  
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An equation solver implemented in the tool for the 3rd order case allows us to solve 
the equations and back-annotate the coefficients in the model. At the setup panel 
with a mouse click on the model selector field the resulting power spectra for the 
chosen model will be plotted and SNR calculated. 
  
The upper section of Figure 2.4 implements the expressions of (2.11) and (2.12),  
the “Build text” express VI builds the expression of (2.13), and the “Find all Minima” 
.vi finally finds the f2 value corresponding to the minimum of that expression and 
feeds back the value to recalculate the other kx and fx coefficients. 
 
 
 
 
 
Figure 2.4: Equation solver implemented for the  feed forward case(1.5)(1.5)(1.5) 
  
2.2.2 Large bandwidth ADC case  
A Multi-stAge noise SHaping (MASH) architecture has been implemented in the 
tool to support the multi-loop sigma-delta concept [11],[12],[13]. 
The structure has been described in Section 1.6.2 and the maximum order of the 
noise shaping filter in the tool is set to 3 for each loop filter in this architecture - 
hence having 2 loops the total order of the modulator will be 6.  
The Labview™ tool setup panel allows to choose the depth (number of bits) of the 
FLASH converter (and of the DAC).  
Once this has been done, the architecture mapping problem consists of finding the 
correspondence between the coefficients found by the tool and the equation of the 
loop filter H in Figure 1.14. 
Hereby an example for a 2nd order loop filter which corresponds to a 4th order 
MASH architecture. The numerator of the filter in the feed forward architecture is : 
22111 )1( fkkzfk +−  (2.14) 
A flow similar to the one described in Section  2.2.1 can be applied. 
 
Figure 3.5: Model simulation of a 3rd order Butterworth architecture obtained via the 
flow and the solver described in Chapter 2(1.5)(1.5)(1.5) 
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We assume a sampling frequency of 160 MHz with a 10 MHz bandwidth (as 
required from the WLAN standard) for an OSR = 8. 
The implemented model for a second order noise shaper filter includes a solver 
block to calculate the coefficients similarly to what was shown in Figure 2.4. 
Figure 2.6 shows the spectrum for a MASH architecture featuring a 3 bit flash  
ADC/DAC. The set of coefficients for the ADC proposed in [11] (k1=0.5, k2=0.5, 
f1=4, f2=4) has been replaced by a set found by the flow and mapped by the tool 
described in this paper (k1=0.50, k2=0.50, f1=4.83, f2=6.47). The two model 
configurations have been simulated and compared by simulations. The set of 
coefficients found shows a maximum DR of 81.3 dB when setting the max input 
referred noise to 0.107 mVrms (in the 10 MHz band). If we use the coefficients of 
[11] we 74 dB get instead. As the difference is more than 6dB we can reduce the 
output ADC/DAC’s resolution to 3 bits instead of 4 (see Figure 5) allowing  a large 
reduction of the DAC area on silicon die, and still get 69.4 dB. So the results are 
comparable to the DR claimed in [11] (69.1 dB) but with at reduced area. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.6:  MASH delta sigma ADC, power spectrum, -10dB input signal @ 1.24 
MHz, 3 bit resolution output DAC 
(1.5)(1.5)(1.5) 
3. PWM GAIN CONTROL TECHNIQUE IN A DELTA-SIGMA 
AUDIO ADC FOR MOBILE APPLICATION 
3.1 Introduction 
A standard application for an Audio ADC is the conversion of signals coming from 
the microphone of a mobile telephone into digital bit-streams,  which are processed 
by the DSP for further transmission via the radio part. 
In our case we call the chain of functional blocks, which produce the bit-stream 
starting from the “weak” microphone signal  “audio  uplink” or “audio transmit” path.  
Several signal adaptations are required before sending it to the ADC. In this 
chapter, following a general introduction of the uplink path, a technique to embed 
the gain control inside the delta sigma ADC loop will be described. 
 
3.2 Mobile telephone uplink path 
The next figure shows a simplified block diagram of an uplink path 
 
 
We can extract the following chain of electrical building blocks (from left to right in 
the continuous line rectangle at Figure 3.1 ) :  
Microphone interface (embedded in PreAmp in the picture) → Preamplifier → 
Programmable Gain Amplifier (PGA) → ADC 
Additionally a reference generator is required to provide the correct reference 
voltages and bias currents to the ADC and a Zero Crossing Detector (ZCD). 
Since the gain change can cause plop or click noise in audio systems [14], the 
ZCD will detect the zero crossing of the input signal and will allow the gain 
switching only when the signal amplitude is very close or equal to zero. with 
minimum impact on the audibility of this change. This technique provides a 
significant reduction of the audio noise and reduces one of the sources of non-
linear distortion in the sound processing, where most of the evaluations are 
subjective and complex [15]. 
3.3 Uplink path: from microphone interface to the ADC input 
Figure 3.2 shows two typical microphone interfaces.  The  microphones get biased 
from the integrated circuit by the Vmic_bias block and the microphone currents are 
collected through a 2kΩ resistor in the chip. This interface requires the 3 external 
capacitors while all the rest is integrated in the silicon. 
 
 Figure 3.1.  Block diagram for the audio uplink path for a mobile telephone. 
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On the left the external microphone interface has two dedicated pads to detect the 
insertion of the external microphone which will enable the biasing of the 
microphone through the Vmic_bias buffer. 
The signal collected at the Ext_mic or Int_mic pads will then get amplified and 
shifted around a common mode voltage to allow a differential interface at the 
Programmable Gain Amplifier or at the Audio ADC input. 
The preamplifier is a low noise differential amplifier which adjusts the gain to cope 
with the different use modes of the uplink path such as the analogue loop back of 
the receive path (earphone or headset paths) through feedback resistors used in 
stereo FM recording, the DC offset calibration of the earphone amplifier through 
diagnostic lines (diag1, diag2), and of course the internal and external 
microphones modes. 
The microphone interface and the preamplifier are followed by a PGA , which 
adapts the gain according to the requirements (for example if the user changes 
volume or for automatically adapting to the quality of the communication 
environment). 
In the following sections a solution will be described to embed the PGA 
functionality in the delta-sigma ADC. 
3.3 Gain control in the audio uplink path for mobile applications  
3.3.1 The glitch-free gain switching method 
The ADC described in this chapter adopts a 1-bit feed-forward third-order switched-
cap sigma-delta architecture as shown in Figure 3.3 . 
 
Figure 3.2:  Typical interfaces for internal and external (headset) microphones 
 
 It has been modelled and tuned as described in [22].Assuming dithering and offset 
are not yet inserted, the resulting signal transfer functions for open loop  (3.1) and 
closed loop (3.2) are: 
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where g1, g2, g3, gref represent the integrators and DAC coefficients, given by the 
ratios between sampling and integrating capacitor, while s1, s2, s3 are the ratios 
between the respective capacitors in the adder and their sum. 
Assuming by design a flat H(z) in the band of interest we define H0 as the low 
frequency gain and design gref *H0 >> 1. Hence the overall gain of the system can 
be written as: 
     
ref
ADC g
gGain 1=
    (3.3) 
 The coefficient gref is implemented by two capacitors and two switches, as shown 
in Figure 3. It allows us to set the overall gain by changing the feedback coefficient 
of the filter. An appropriate value for gref can be selected by adopting a bank of N 
capacitors in parallel controlled by a binary switching algorithm as shown in Figure 
3.4. The coefficients are realized by means of metal-oxide-metal (MOM) 
capacitors. The gain expressed in (3.3) only depends on the ratio of two MOM 
capacitors, which can be implemented with very good reliability and robustness 
with respect to process and temperature variation. 
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Figure 3.3.  ADC block diagram with offset (os) and dithering (dith) insertion.(the 
dashed line encloses the Open Loop section). 
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Figure 3.5 shows the two non-overlapping clock phases (ph1 and ph2) of the 
schematic circuit in Fig. 3 and the time separation between two edges of the 
phases. When ph2 is high and ph1 is low, the capacitors Crefn, Crefp Cin and Cip 
have one terminal connected to Vcm. Thus, they sample the input or reference 
voltage values with respect to the common mode voltage (Vcm.) , while the 
integrating section is holding the previous voltage values. In the next phase, ph2 is 
low, ph1 is high, and the connections to the reference capacitors are swapped at 
the same time as the connections to the input capacitors. The integrator section is 
now connected to the input sampling section and it integrates the differential 
voltage values sampled in the previous phase. Equation (5), which is based on the 
principle of charge conservation, reports the voltage at one input of the integrator 
(Va) highlighting the sum between the input and reference voltages, under the 
simplifying assumptions that Vcm = 0, data is high, datan is low and that the 
integration on Cfp and Cfn has not started yet. 
 
)(*)(** arefprefpainniprefprefninp VVCVVCCVVCip −+−=+  (3.4) 
 
refpip
refprefnrefpipinpinn
a CC
VVCCVV
V
+
−−−
=
)()(
 (3.5) 
  
 
p
h
2
p
h
2
 
 
Figure 3.4  Implementation details for the gref coefficient and gain-switching 
capacitors (ph1 and ph2 are two non-overlapping complementary clock phases, data 
and datan are complementary output data feedback paths). Vcm is the common mode 
voltage (reference for the differential integrator and for its input voltages Vinn and Vinp). 
The single capacitors used for implementing the total capacitance
 
Cref  are sized 
according to a binary weighted function and their possible combinations allow the 
implementation of a large number of possible values. 11 possible gain settings 
have been chosen for the silicon implementation of the case study reported 
hereinafter in Chapter 5. 4 4 gain control bits are necessary to set up the proper 
combinations of binary weighted capacitors resulting in the values listed in 
Table 3.1. 
 
Table. 3.1.  Capacitor selection: the decoding and switching table 
 
Each step between the 11 settings corresponds to a gain change of 2dB. 
In order to smooth the transition and its unwanted audible effects, a switching 
algorithm applying the PWM (Pulse Width Modulation) technique to each gain 
change is realized as shown in Figure. 3.6. This is possible because of the low rate 
of the gain change compared to the ADC clocking frequency. 
 
 decoded gain-set gain-set gain-set gain-set gain-set gain-set gain-set 
     bits →  <0>  <1>  <2> <3> <4>  <5> <6> 
 always binary weights (in number of unit caps)    
on ↓  
1 0.125 0.25 0.5 1 2 4 8 total  unit 
caps ↓  
ON        ON  ON    ON  12 
ON      ON        ON  9.5 
ON  ON    ON    ON  ON    7.63 
ON        ON    ON    6 
ON    ON  ON  ON  ON      4.75 
ON    ON  ON    ON      3.75 
ON          ON      3 
ON  ON  ON    ON        2.38 
ON  ON  ON  ON          1.88 
ON      ON          1.5 
ON    ON            1.25 
 
   
 
Figure 3.5.  clock phases timing diagram 
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The driving signal of the capacitor switches allows the duty-cycle to change linearly 
from 0 to 1 over the transition time T, while the gain is slowly switched in 2 dB 
steps. The improvement achieved by this switching method is clearly visible on the 
plots of the reconstructed waveforms Figure. 3.7 (a) and (b), showing the 
comparison between the two cases (with and without PWM technique). 
 
 
  3.3.2 Parameters tuning for gain switching  
Figure. 3.8  shows a possible implementation for the digital gain control of the 
ADC, when the PWM is applied to the step change. 
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(a)                                                         (b)                                          
Figure. 3.7. . Comparison of the reconstructed waveforms of a 0.1 V input 
sine wave at 5 kHz for staircase gain switching (simulation): (a) without 
PWM; (b) with PWM. 
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(a)                                                               (b) 
Figure. 3.6.  PWM gain switching implementation example: (a) Staircase gain 
switching, stepping from 0 to 20 dB settings; (b) enlargement of one step 
controlling signal PWM switching. 
 The multiplexer output selects alternatively go (previous gain selection) gn  (current 
gain selection) at the pace determined by the output of the “PWM 128” block. This 
block is a 7 bit counter, which continuously runs. If the count value is lower than its 
duty input, then it outputs 1 else 0. The “7b counter” block counts from 0 to 127 
and its output is driving the PWM duty input. The “=127” block is a comparator set 
with 127. When this condition is reached, the new gain selection signal is stored for 
the next switching step. The ramp duration can be set using the “ramp duration (T)” 
signal, whereas its frequency is determined by the division of the master clock 
frequency by the factor “PWM freq”. The “Run ctrl” block is a simple state machine 
providing the start and reset signals to the system. 
 
The behavior of the gain control circuit is determined by a number of parameters 
such as: 
 
clock frequency =  sampling frequency (fs) of the ADC (5 MHz in the case study); 
T = transition duration; determines the duration of the gain transition (a ramp in 
the example); 
ginit = gain value at the gain ramp start (in the range from 0 to 20 dB in minimum 
steps of 2 dB); 
gfin = gain value at the gain ramp end (in the range from 0 to20 dB in minimum 
steps of 2 dB); 
go =  previous gain selection  (in the range from 0 to 20 dB in minimum steps of 
2 dB); 
gn = current gain selection  (in the range from 0 to20 dB in minimum steps of 
2 dB); 
Npwm = Number of PWM pulses (128 in the example). 
 
If we assume a 2 dB minimum step size, the following relations hold (6)-(8): 
  
steps
n
finginitg
 ition gain trans ain   steps db 2 ofnumber 
2
==
−
  (3.6) 
 
 
Figure. 3.8 .  Simplified block diagram of the ADC circuit with PWM-controlled 
gain change 
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21 nsN pwm <<           (3.8) 
 
Two implementation options are possible based on the previous relationships: 
 
1) set the transition time T, calculate ns2 and choose Npwm in the given range; 
2) set ns2, calculate transition time T and choose Npwm in the given range. 
 
Option 1 may be preferable at system level, as gain transitions will have a uniform 
duration. It should also be considered that a transition time which is long enough to 
smoothen the transition and a sufficient number of PWM pulses are needed to get 
the best benefits of the PWM switching technique. 
The transition time for gain change is not a critical parameter, as the rate of the 
gain change signal is very low (normally below 10 kHz) in typical audio 
applications. However, the value of Npwm is programmable in the silicon design of 
the case study, so that the best settings can be found during the validation phase. 
The impact of the Npwm value on the position of spurious signals during the gain 
transition can be proven by simulations. The Discrete Fourier Transform (DFT) of 
the output signal reveals the onset of spurious components in the frequency band 
of interest. Figure 8 shows two simulation results featuring the DFT of the output 
when a sine wave at 5 kHz with 0.1 V amplitude is sampled at 5 MHz. The gain is 
switched from 0 to 10 dB in 10 ms for two different values of  Npwm. 50,000 samples 
have been acquired to cover the complete transition. Note that the maximum value 
of Npwm = ns2 is 1200 clock cycles in this case. 
 
Finally, it should be noted that the gain changing technique modifies the ADC 
transfer function in the desired way, but it also affects the dithering and offset 
paths, leading to an amplification of their effects. 
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(a)                                                                                                                            (b) 
Figure. 3.9 PWM modulated gain transition output spectra for two Npwm values 
(model simulation): (a) Npwm = 100 PWM gain transition showing spurious at 
54.84 kHz; (b) Npwm = 200, spurious appears at 24.92 kHz approaching the audible 
band. 
4. DITHERING AND OFFSET INSERTION IN A VARIABLE GAIN 
LOOP 
4.1 Introduction 
Idle-tone shifting by dithering or DC-offset is often applied to mitigate the nonlinear 
errors due to the quantization and statistical DC offset. The quantization error 
results in an input dependant noise which might be disturbing form a 
psychoacoustic perspective and is normally quite difficult to reduce. Depending on 
its amplitude the offset can introduce an idle tone which might be falling in the 
audible band. The techniques adopted to cope with these issues are normally the 
introduction of a dithering signal and/or of an additional offset. The gain control in 
the feedback loop described in the previous chapter must then account for the 
impact on dithering and idle tone shifting too. Hereafter possible solutions applied 
to the case- study proposed in chapter 3 will be discussed.  
4.2 Dithering concept 
The quantization error resulting from an ideal PCM modulation is generally 
considered a white spectrum noise [16]. This is only valid under the conditions that 
the input signal amplitude is much higher than the quantization step size and its 
frequency content is uncorrelated to the sample frequency Deviation from these 
two conditions can lead to artefacts [17][18] 
Adding to the input of the quantizer a dithering signal featuring a triangular 
probability distribution (TPD) and amplitude equal to the step of the quantizer will 
make the quantization error noise independent from the characteristics of the input 
signals at the penalty of an increased noise floor and stability weaknesses [17], 
[19].  
As shown in [17], it is possible to achieve idle tone suppression by using a dither 
signal with a rectangular probability distribution function spanning ± 0.5 LSB (half 
bit of the quantizer output range). Figure. 4.1 shows the simulation results of the 
dithering effect. The un-dithered spectrum shows idle tones in the audible band 
when a 1 mV DC offset is applied at the input. The spectra after dithering show 
much reduced impact of the offset on the quality of the output. 
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(b)                                                                                                                            (b) 
Figure. 4.1  Effect of dithering on the idle channel power spectrum plots with 1 mV 
DC input offset. (simulation): (a) undithered ; (b) dithered. 
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To prevent a possible modulator output saturation when dithering is applied a 
tuning of the dithering based on the output amplitude can be applied. 
By monitoring the output signal, it is possible to detect when the output is reaching 
the saturation limit and to prevent the dithering insertion in large signal conditions. 
This monitor has been implemented by a digital filter that collects four consecutive 
output samples and disables dithering if two equal samples out of the last four are 
detected (see Figure. 4.2 ). 
 
4.2 Dithering in a variable gain delta sigma loop 
The gain regulation in the feedback loop as proposed here poses another 
challenge. Increasing the gain also amplifies the dithering input and its drawbacks. 
The effect on the noise will be hardly noticeable because of the general increase in 
noise floor during a gain increase. In high gain conditions, the dithering might 
cause the system saturation and even if the filter of Figure. 4.2 operates to prevent 
the output saturation, an incorrect behavior may occur because of the possible 
oscillation of the “dither disable” filter output. To quantify this effect, different gain 
conditions have been simulated in a Labview™ model of the system. 
Table 4.1 shows the maximum dithering levels allowed, their rms values for each 
gain setting and their associated maximum input level. The reduction of spurious 
tones in the spectrum is a function of the rms value of the dithering signal. A set of 
9 different coefficients would be required for a full implementation of the proposed 
strategy. However, if we observe the rms values (hence the power) of the dithering 
signal of Table 4.1, , we note that the dithering power never falls below the value 
obtained for gain 0, when the gain ranges from 0 to 10 dB. Thus, we are able to 
cover a range from 0 to 10 dB without performance degradation in terms of idle 
tone suppression with respect to the nominal case (0 dB gain), by just realizing one 
coefficient. For the remaining range (from 12 to 20 dB) a full set of coefficients 
would be required instead. In the fabricated silicon chip a tradeoff between 
performance and complexity has been considered and only the minimum values in 
each of the two mentioned intervals have been implemented. In particular, we used 
a value of 0.25 LSB in the range from 14 to 20 dB and 0.57 LSB in the range from 
0 to 12 dB, as indicated by the grey rows of Table 4.1.  
 
 
Figure. 4.2 : Dither disable filter (Labview™ representation). 
 
 4.3 Idle tone shifting by offset insertion 
Unavoidable idle tones are typical for delta-sigma systems.  Adding a small 
offset in the input path of the ADC allows the idle tones to be shifted outside of the 
band of interest (from 20 Hz to 24 kHz for high quality audio applications). 
An input-referred DC offset will produce an idle tone at the frequency given by 
[20]:  
s
fG
outV
offV
itf ⋅⋅= ADC
FS
IR
 (4.1)  
where fit is the frequency of the idle tone, VoffIR is the input referred DC offset, VoutFS 
is the full scale output voltage, GADC is the ADC gain and fs is the sampling 
frequency. Considering fs = 5 MHz, a 5 mV offset leads to the onset of an idle tone 
with fit = 25 kHz. A 3.75% (with respect to a 1 V full scale) systematic offset has 
thus been added to shift the possible idle tones. This causes the idle tones to shift 
up to more than 1 decade over the bandwidth limit when no gain is applied 
(GADC = 1). 
Unfortunately, the gain applied to the converter feedback results in an offset 
increase by the same amount as for the input signal. For instance, applying a 
20 dB gain setting results in the output offset being increased from 3.75% to 37.5% 
and this will cause an unacceptable limitation of the output dynamic range. The 
solution to this problem is to embed the offset input inside the gain control and to 
use the same set of switches and binary weights to find the best matching values 
of gref. Therefore, the block scheme of the system is modified as described in 
Figure. 4.3: 
 
 
 gain settings  
(dB) 
max input level 
(V) 
max dithering 
Level 
rms dithering 
 (FS condition) 
 
20 0.1 0.25 0.07 
←   
implemented 
 18 0.126 0.34 0.1  
 16 0.158 0.41 0.12  
 14 0.2 0.49 0.14  
 12 0.251 0.57 0.17  
 10 0.316 0.65 0.19  
 8 0.398 0.78 0.23  
 6 0.501 0.84 0.26  
 4 0.631 0.84 0.26  
 2 0.794 0.8 0.26  
 
0 1 0.57 0.19 
←   
implemented 
 
Table 4.1.  Dithering levels versus gain conditions. 
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 where 
os
os
g
out
bit
refgfb ∗−∗= 1     (4.2) 
with  }1;1{1 +−∈
out
bit , }1;0{ +∈os       
The shift of the offset inside the gref coefficient section does not lead to any 
significant difference from the system point of view, as the effect of the two 
coefficients was already inserted in the same signal path. This can be verified by 
noting that the input of the first integrator is exactly the same in both schemes 
described in Figure. 4.3 and Figure 3.3.  
Each gain setting level as referenced in Table 4.1 should be modified according to 
(4.2), in order to embed the offset in the gain switching.  
As an example, let us consider the gain setting configuration corresponding to 12 
unit caps (“total unit caps” column in Table 3.1). To add a 3.75% offset for all the 
possible values of the 1bitout  signal would mean to add or subtract a 0.45 unit cap 
ratio. The closest feasible ratio is 0.5 if we consider the unit cap ratios available for 
the gain switching. Hence the switch configuration table can be rewritten 
considering a new variable “os” and the signal “1bitout”, which is used to decode the 
switch configuration. 
The resulting new settings are shown in Table 4.2. . For the sake of simplicity, only 
the first and last gain settings are reported. The nominal (no offset inserted) switch 
configuration is marked by an X in the 1bitout column. 
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Figure. 4.3 :  Modified system block scheme with offset insertion embedded into 
the gref setting. 
 
  
4.4 Conclusions 
The solutions proposed in sections 4.2 and 4.3 allow to keep the implementation of 
dithering and offset insertion in a delta-sigma loop featuring a gain control 
implemented in the feedback loop. The maximum dithering level has been 
evaluated for each gain step and two sets of dithering coefficients have been 
implemented, making a trade-off between increased complexity of the system and 
efficiency of the dithering. The idle tone shifting via offset insertion has been 
embedded in the feedback loop coefficient which allows to control the offset for 
each gain step with a minimum error compared to the nominal offset insertion 
(3.75% of the full scale in our implementation). 
 An integrated circuit has been fabricated featuring a delta-sigma  ADC, which 
embeds the PWM gain  change, dithering and offset insertion  illustrated in 
chapters 3 and 4. The next chapter will report the laboratory experiments and 
measurements conducted on this silicon. 
 
 
 
 
 
 
 
 
decoded 
gain-
set 
gain-
set 
gain-
set 
gain-
set 
gain-
set 
gain-
set 
gain-
set 
bits  <0> <1> <2> <3> <4> <5> <6> 
Gref 
unit 
caps 1bit_out os 
Target 
unit 
caps 
always 
binary weights (in number of unit caps) 
 
on ↓ 
    
1 0.125 0.25 0.5 1 2 4 8 
total  
unit 
caps 
↓ 
12 1 1 11.55 ON 
  
ON 
 
ON 
 
ON 11.5 
 
-1 1 12.45 ON 
  
ON ON ON 
 
ON 12.5 
 
X 0 12 ON 
   
ON ON 
 
ON 12 
 1.25 1 1 1.2 ON ON 
     
1.125 
 
-1 1 1.3 ON ON ON 
     
1.375 
 
X 0 1.25 ON 
 
ON 
     
1.25 
 
Table 4.2.  Decoding and switching table modified for embedded offset insertion. 
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5. VALIDATION ENVIRONMENT AND SILICON RESULTS     
5.1 Test Concept  
The Audio ADC described in the previous chapters has been implemented both 
as a standalon chiplet as well as embedded in a commercial baseband (G4860). 
The test environment is described in Figure. 5.1 
 
The DUT1 block schema in the red dashed line represents the uplink path 
embedded in the G4860 Audio system and will be tested using the “G4860 
BASEBOARD” in the up-left corner of the figure , while the DUT2 marked in green 
included in it, is the audio ADC and can be actually tested separately by stimulating 
the chiplet silicon via the “ADC TEST BOARD” in the top-right corner of the figure. 
The “Rohde & Schwarz UPD” generator is providing the signal either to the “Mic 
configuration selection” section of the DUT1 (red arrow path)  to test the Audio 
performance of the Uplink path, or to the input of the DUT2 (green arrow path)    to 
test the performances of the ADC standalone. 
For both the configurations the ADC bit streams are collected into a “Data 
AcQuisition “ (DAQ) card from National Instruments (PXI-6552) which can measure 
digital inputs up to 100 MHz frequency. 
The card is controlled via the ADCLab software panel described at Chapter1 and 
collected data are analyzed by mean of the same software panel described at the 
section 1.5 previously adopted to model and simulate architectural choices. By 
mean of a switch in the graphical interface we can instruct the tool to accept an 
external bit stream rather than the one generated by the model simulated and is 
possible to reuse the same settings and same software analysis routines used in 
the architectural phase, hence closing the loop architecture-design-validation in the 
best possible matching way and reducing the risk of errors or misinterpretation of 
the results. 
 
 
Figure. 5.1:  Laboratory test set-up  highlighting the main set of instruments 
and software interfaces adopted 
 
5.2 Uplink path in the G4860 system test results  
A hardware modification of the G4860 EValuation Board (EVB) was needed to 
efficiently acquire the bit streams. The EVB is in fact supposed to test the Audio 
performance of the entire Audio path hence the standard tests of the uplink (or 
transmit) path are normally carried out by mean of a loop through the digital and 
the downlink (or receive) path highlighted in green in  
 
Figure. 5.2 
 
To be able to effectively test the ADC performances the bit stream and the strobe 
clock,  available on the chip output only in test mode, have been sent to the NI 
DAQ card by wiring the chip outputs from the board connector to two additional 
DAQ cables has shown in Figure 5.3 
 
 
 
Figure 5.3 board patch: board connector to DAQ cables connection 
 
Figure. 5.2:  Audio Subsystem diagram, sidetone loop highlited in green 
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When applying signals through the microphones inputs, a simplified hardware 
model of an Electret Condenser Microphone was used for the measurements (see 
Figure 5.4. The G4860 allows a direct coupling mode thanks to the presence of the 
SERVO cap and amplifier and their DC control loop as shown in Figure 5.5. The 
servo error amplifier along with the servo PMOS device provides the dc bias 
current of the microphone and sets the operating point. The external 1uF filter 
capacitor sets the low frequency high pass transfer function for the microphone 
interface. 
 
The G4860 sets the biasing voltage too through a “micbias” internal amplifier. The 
DC coupling capability allows to remove at the customer application (i.e. inside the 
mobile telephone) all the external components in the Figure 5.4(a). To emulate the 
direct coupling the model described at Figure 5.5 was adopted where Rb is 
introduced to “reproduce” the effect of the biasing current delivered to the 
microphone. Vales adopted relatively to the results showed in this chapter are 
Cm=100µF Rb=12kΩ 
 
 
Below  the list of implemented tests including a brief description : 
Cm
Rb
Vbias
+
-
micbias
Vintmic0Vmic0
iintmic0
To Preamp
BOARD SIDE           SILICON SIDE
SERVO
Vdd
To Preamp
Vdd
Servo 
Cap
 
Figure 5.5: Board and silicon setup 
 (a)                                         (b) 
Figure 5.4 : electrets microphone schema: (a) AC coupled, (b) DC coupled 
 
Table 5.1 Tests list 
Test Name DUT Parameter(s) 
acquired Description 
Max input voltage  
(at THD < 1%) DUT1 Vmic0 
Max input voltage (limit is 
THD < 1%)  in DC 
coupled and AC coupled 
mode (DUT1) 
Noise spectrum, 
Voltage Noise DUT1 Bitstream (dft) 
Idle channel Noise 
spectrum and Voltage 
Noise output 
measurement 
Uplink gain DUT1 Vout, imic 
Uplink gain  for different 
gain settings and 
following micmodes: 
Hands free mode 
Accessory modes  
THD DUT1 Bitstream (dft) Plot of THD vs input sig. 
amplitude  
max SNR 
(100Hz-20kHz) 
DUT1 
DUT2 Bitstream (dft) Power sig / power Noise 
SINAD  
(100Hz-20kHz) DUT1 Bitstream (dft) 
Power sig / (power Noise 
+ power distortions) 
PWM check DUT1 DUT2 Output waveform  
Check effect on output 
smoothing 
 
 
 
 
 
 
 
 
 
 
37 
 
5.2.1 Max input voltage (at Total Harmonic Distortions ≤ 1%) 
 
Table 5.2 Input voltage at THD =1% in different gain conditions 
Vmic0 input 
amplitude  
(V) 
Nominal 
gain preamp 
(dB) 
Nominal 
gain adc  
(db) 
0.0105 30 20 
0.02 30 14 
0.11 30 0 
0.11 20 10 
0.35 6 10 
0.35 0 14 
0.35 0 0 
 
 
The max Vmic0 scales linearly with the uplink gain configurations as expected but 
a hard limit seems to be present when the preamp gain is set at 0 independently by 
ADC gain. In this case the input voltage cannot exceed the 0.35 V without large 
distortions (THD > 1%) 
 
 
Figure 5.6 : Max Vmic0 input voltage at THD < 1% linear and log scale plots 
5.2.2 Noise spectrum,Voltage Noise, max SNR  
Table 5.3 Max SNR in different gain conditions 
gain 
preamp 
(dB) 
gain 
adc 
(dB) 
dithering  
Vrms 
Noise  
(24Khz 
band) 
DR =MAX SNR  
(24Khz Band)  
(dB) 
MAX 
ENOB 
0 0 on 4.09E-05 87.8 14.3 
0 4 on 6.36E-05 83.9 13.6 
0 10 on 13.94E-05 77.5 12.6 
0 20 on 51.35E-05 65.8 10.6 
6 4 on 14.53E-05 76.7 12.4 
20 4 on 14.01E-05 77.1 12.5 
30 4 on 32.91E-05 69.6 11.3 
 
 
The uplink overall path shows a potential maximum SNR of 87 dB at minimum gain 
conditions and 14 ENOB capability.  
As expected, dithering increases noise floor and this is more evident when the gain 
is low in other case the increase is masked by the circuit noise amplified by the 
gain of the system.  The idle tone shifting effect is shown on the right side of  
Figure 5.7. 
 
 
 
(a)              (b) 
Figure 5.7: Idle channel spectra: (a) idle tone shift off,  (b) idle tone shift on 
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5.2.3 Uplink gain  
The overall Uplink gain has been validated under two major use cases. The so-
called “int_mic_mode” which is based on inputs coming from the internal 
microphone and the “accessory_mode” when the customer uses an amplified 
external microphone directly connected to the pre-amplifier input in the Uplink path. 
 
5.2.3.1 int_mic mode  
The Uplink gain in the intmic mode has been measured according to the relation: 
Ω= K
mic
i
uplinkGainoutV 2**  (5.1) 
Where imic is the current flowing into the 2KΩ resistor at Figure 3.2 and Vout is the 
amplitude of the wave reconstructed from the ADC bitstream output assuming a full 
scale reference voltage of 1V.
 Table 5.4 Uplink gain measurement (internal mic. mode) 
Input 
Voltage  
V
mic0
      
(V) 
input  
rms 
current  
I
intmic0
           
(A
rms
) 
nominal 
pre-amp 
gain       
(dB) 
nominal 
adc  
gain 
 (dB) 
output 
Voltage 
(V) 
gain      
(db) 
Avera
ge 
gain      
(dB) 
0.05 1.09E-05 
30 
0 
0.45571   
0.055 1.20E-05 0.50133 23.32 23.32 
0.06 1.31E-05 0.54695 23.32  
      
0.01 2.10E-06 
14 
0.45743   
0.011 2.30E-06 0.50322 38.16 38.17 
0.012 2.50E-06 0.54906 38.17  
      
0.005 1.00E-06 
20 
0.42237   
0.0055 1.10E-06 0.46447 43.45 43.49 
0.006 1.20E-06 0.50695 43.53  
       
0.05 1.04E-05 
20 10 
0.39454   
0.07 1.46E-05 0.55244 22.47 22.47 
0.09 1.88E-05 0.7101 22.46  
       
0.25 5.15E-05 
6 10 
0.30776   
0.3 6.18E-05 0.36919 6.48 6.45 
0.35 7.22E-05 0.43076 6.42  
       
0.15 3.08E-05 
0 
0 
0.02912   
0.2 4.11E-05 0.03884 -9.53 -9.58 
0.25 5.15E-05 0.04855 -9.63  
      
0.15 3.08E-05 
14 
0.14591   
0.2 4.11E-05 0.1946 4.46 4.42 
0.25 5.15E-05 0.24326 4.37  
      
0.075 1.54E-05 
20 
0.1353   
0.1 2.05E-05 0.18045 9.91 9.82 
0.125 2.57E-05 0.22558 9.74  
 
 
This mode shows a discrepancy of around 3 dB with respect to expected value due 
to a wrong default setting implemented in the digital section of the Audio sub-block. 
This is anyhow easily corrected in the application by programming the correct 
settings and overwriting the default. 
5.2.3.2 Single ended accessory mode  
 
Table 5.5 Uplink gain measurement (accessory mode) 
Input 
Voltage  
V
mic0
      
(V) 
nominal 
pre-amp 
gain       
(dB) 
nominal 
adc 
gain       
(dB) 
output 
amplitude 
(dBFS) 
gain      
(db) 
0.0100 29.50 0.00 -13.86 26.14 
0.0100 29.50 2.00 -11.86 28.14 
0.0100 29.50 4.00 -9.91 30.09 
0.0050 29.50 8.00 -11.90 34.12 
0.0100 16.50 4.00 -22.31 17.69 
0.0100 0.00 4.00 -38.75 1.25 
0.0100 -6.00 4.00 -44.76 -4.76 
 
No relevant issue has been observed in the uplink gain path during single ended 
accessory mode test. 
5.2.4 THD  vs Vmic0 
Table 5.6 Total harmonic distortion (%) vs Voltage at the microphone input 
nominal 
pre-amp 
gain       
(dB) 
nominal 
adc  
gain  
(dB) 
THD graph 
30 -3 
 
41 
 
11 
 
17 
 
20 7 
 
6 7 
 
0 
-3 
 
11 
 
 
Similarly to the uplink gain evaluation, the % THD was investigated vs input voltage 
at Vmic0 and for different gains. The maximum input voltage does not follow the 
gain scaling for the lowest ranges of the preamp gain. At preamp gain =0 input 
voltages appears limited at 350mV Amplitude.  
 
 
 
 
 
5.2.5 SINAD (100Hz-24kHz)  
Table 5.7 SINAD measurements in different gain conditions 
input 
Voltage  
V
mic0
  
(V) 
input  
rms 
current  
I
intmic0
           
(A
rms
) 
gain  
pre-amp 
(dB) 
gain 
adc 
(dB) 
SINAD 
signal 
frequency 
1Khz  
+/- 300 Hz 
 
degrade 
50.0E-03 11.0E-06 30 4 50.65 
OFF 
5.0E-03 1.1E-06 30 4 43.12 
 
OFF 
350.0E-03 72.4E-06 0 0 43.12 
OFF 
35.0E-03 7.2E-06 0 0 28.87 
OFF 
0.85E-03 0.2E-06 30 20 32.35 ON 
8.5E-03 1.8E-06 30 20 47.86 
ON 
0.85E-03 0.2E-06 30 20 31.61 
 
OFF 
8.5E-03 1.8E-06 30 20 44.46 
OFF 
 
The SINAD has been measured for different uplink gain conditions too (max gain, 
min gain and default) . As already detected during THD test the minimum gain 
condition suffers of input level clipping occurring around 350mV . This is also 
visible in the spectra and reflected in the SINAD value. To be noticed as at 
maximum gain condition might be needed to set degrade to ON  (switching the 
ADC to second order mode) to get better SINAD values. When coming from a 
saturated output the ADC did not return into stable condition unless the degrade 
input was activated. Switching Degrade ON and the degrade OFF did solve the 
issue. 
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Output  spectra,  Uplink gain 31 dB -3 dBFS output (left) , -23 dBFS output (right)  
  
Output  spectra,  Uplink gain -3 dB -23 dBFS output (left) , -43 dBFS output (right)  
  
Output  spectra,  Uplink gain 47 dB -3 dBFS output (left) , -23 dBFS output (right) 
degrade ON 
  
Uplink gain 47 spectra (-3 dBFS output left , -23 dBFS output right) degrade OFF 
(after output saturation) 
  
 
Figure 5.8 : Spectra plot for various gain conditions 
 5.2.6 PWM implementation check 
The PWM of the ADC gain switching implementation has shown a bug during 
evaluation, which has been reproduced in the LAB. 
Figure 5.9  shows the resulting output modulated signal with oscillation of the gain 
controlling signals 
 
The issue is related to a bypass signal not acting on all the gain control bits but 
only on the LSB and has been explained and reproduced in the digital simulation 
flow . In the G4860 first revision (revA) PWM control is not impacted in his normal 
working mode (PWM enabled) . The issue when disabling the PWM  has anyhow 
been fixed on second revision (revB). 
 
 
 
 
 
 
 
Figure 5.9: sidetone output signal with PWM (oscillating case) 
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5.2 ADC standalone silicon implemetation and test results 
The standalone ADC chip microphotograph is shown in Figure 5.10. The detailed 
structure of the ADC is partially hidden by the two top metal layers that form a 
shield against EM interferences coming from the RF subsections of the mobile 
telephone.  
The switching capacitors have been implemented using custom designed metal 
fringe (MOM) capacitors with back-annotated schematic cells obtained from a 
parameter extraction tool. Since the matching of identical structures is a key issue 
for linear gain stepping, particular attention has been paid to the layout drawings by 
implementing checkerboard patterns and highly symmetric routing of the capacitor 
unit cells and entire banks. 
 
 
The measurement setup is similar to that reported in [21], and the experimental 
results are in excellent agreement with the modelling and simulation results as 
shown hereinafter. 
Considering that the test board (see Figure 5.11) has been developed using a 
hand-wired multi-purpose PCB, the measurement setup is rather inexpensive. It 
allows the measurement of up to 15 bits of resolution in our oversampled system. 
 
 
Figure 5.10.  Microphotograph of the ADC test chip. As the system is used in a 
GSM baseband equipment, the ADC structures are covered by top metal layers in 
order to shield the RF interferences. 
  The measured output spectrum of the ADC is shown in Figure 5.12. This has been 
obtained by injecting a -3dBFS amplitude sine wave of 2288.9 Hz as the input test 
signal. The result confirms the achievement of the specifications required for a 
commercial GSM codec. The current consumption of the ADC has been measured 
while a sinusoidal wave with  -3dBFS maximum amplitude and 15 kHz frequency 
has been applied as the test input signal. The circuit draws 950 µA from a 2.3 V 
power supply. 
 
Figure 5.13 and Figure 5.14 show the excellent matching of the staircase gain 
switching algorithm waveforms and the spectra corresponding to the two PWM 
switching test cases reported in the modelling and simulation phase as well as in 
Figure. 3.7. The spikes at the wave start appearing in correspondence with the 
synchronization of the acquisition software for the desired gain pattern. 
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Figure 5.12.  Spectrum of  the acquired bit stream  (lab measurement). Test 
signal is a -3dBFS amplitude sine wave @ 2288.9 Hz. Sampling frequency is 
5 MHz . SNR (signal to noise ratio) in the telephony band (300-3400 Hz) is 
92.5 dB (95.5 dB DR). SNDR (Signal to noise and distortion ratio) is 81.6 dB in the 
8 kHz band (the band is extended to consider harmonics of the signal). 
  
 
 
Figure 5.11.  Test board developed for the ADC experimental characterization. 
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As example, Figure 5.14 shows how an inappropriate setting of Npwm (i.e. too 
high) can result in audible artefacts, which are not easily revealed by a wave plot in 
the time domain. The tuning of the PWM parameters is highly desirable and has a 
significant impact on the performance when this PWM technique is embedded in a 
complex audio system. The test chip presented in this work implements the gain-
embedded PWM technique allowing a large range of the PWM parameters, so that 
it will be a solid basis for further analyses and research works on this topic. 
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(a)                                                                            (b)  
Figure 5.13. Comparison  of reconstructed waveforms for staircase gain switching  
 (lab measurements): (a) Staircase gain switching: without PWM;  
(b) Staircase gain switching: with PWM.  
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(a)                                                                       (b)  
Figure 5.14. DFT plots of PWM gain transition output waves for two Npwm values 
(lab measurements). The input signal is a 5 kHz sine wave with 0.1 V amplitude, 
sampled at a clock frequency of 5 MHz: (a) DFT plot of gain stepping (0 to 20 dB 
settings) waveform for Npwm = 100; (b) the choice Npwm = 200 leads to high-level 
spurious components. 
 CONCLUSIONS 
This work, in chapters 1 and 2,  went through the implementation of a software tool 
to analyse the main architectures for delta-sigma converters achieving two main 
goals: (i) Merging into one tool the software used for architectural and design spec 
definition with the lab validation analysis tools by linking them through the usage of 
a unique set of stimuli and routines, (ii) the possibility to input ad hoc constraints to 
allow a design based on project oriented criteria and trade-offs (i.e. silicon area). 
The above mentioned software was applied on the design of an Audio ADC for 
mobile telephony application allowing a saving of 15% in area of switching 
capacitors [22] compared to previous similar designs. 
The entire audio uplink path has been reconsidered and a novel technique to 
embed the gain setting functionality in a delta-sigma, based on PWM digital control 
of the feedback path, has been presented in [23],[24] and in Chapter 3.  
The implications of this new architecture on non-linearity errors corrections 
techniques have been extensively discussed and solutions have been presented in 
[24] and in Chapter 4.  
The implementation discussed in this work resulted in a saving of 25% in area and 
30% in current of the audio uplink path for commercial application [23],[24]. 
Finally one dedicated silicon featuring the ADC has been fabricated and tested and 
test setups and measurements results have been presented in Chapter 5 and have 
been submitted for publication in scientific journal [24]   
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